
High-Performance Memory for AI/ML and HPC: Part 2
In part one of this two-part series, Semiconductor Engineering Editor in Chief Ed Sperling and Rambus Sr. Director of Product Management Frank Ferro took a
Home > AI & Machine Learning > Page 6

In part one of this two-part series, Semiconductor Engineering Editor in Chief Ed Sperling and Rambus Sr. Director of Product Management Frank Ferro took a

Semiconductor Engineering Editor in Chief Ed Sperling recently spoke with Rambus Sr. Director of Product Management Frank Ferro about designing high-performance memory subsystems for artificial

Recently Rambus fellow and distinguished inventor, Steve Woo, had a web chat with Bill Wong, technology editor for Electronic Design, to discuss some of the

In part 5 of this series, we discussed the most common memory systems that are used in the highest performance AI applications. These include on-chip

In part four of this series, we took a closer look at the Roofline model, a modern computer architecture tool that illustrates how applications like
In part three of this series, we discussed how a Roofline model can help system designers better understand if the performance of applications running on
