
Part 1: Steven Woo Explains GDDR6 – HBM2 Design Tradeoffs
Steven Woo, Rambus fellow and distinguished inventor, recently spoke with Ed Sperling of Semiconductor Engineering about designing systems with GDDR6 and HBM2. As Woo emphasizes,
Home > Memory PHYs > Page 6
Steven Woo, Rambus fellow and distinguished inventor, recently spoke with Ed Sperling of Semiconductor Engineering about designing systems with GDDR6 and HBM2. As Woo emphasizes,
Written by Steven Woo As we discussed in our previous blog post, there is a sense of growing concern in the high-performance computing (HPC) space
Written by Steven Woo As we’ve discussed in previous Rambus blog posts, high-performance computing (HPC) memory bandwidth and capacity are continuing to fall further and
Written by Steven Woo Dominated by the United States, Japan and China, the high-performance computing (HPC) space is driven by an insatiable demand for ever-higher
Written by Steven Woo Introduction According to the National Highway Traffic Safety Administration (NHTSA), various driver assistance technologies are already helping to save lives and
5G is more memory hungry compared to previous generations, according to Gary Hilson, memory editor at EE Times. In his recent article, he pulled together