At Rambus, we create cutting-edge semiconductor and IP products, spanning memory and interfaces to security, smart sensors and lighting.
Found 3458 Results
PCIe 7.0 Switch
https://www.rambus.com/interface-ip/pci-express/pcie7-switch/PCIe 7.0 Switch Contact Us The Rambus PCI Express® (PCIe®) 7.0 Switch is a customizable, multiport embedded switch for PCIe designed for ASIC and FPGA implementations. It enables the connection of one upstream port and multiple downstream ports as a fully configurable interface subsystem. It is backward compatible to PCIe 5.0. ContactProduct Brief How the […]
PCIe 7.0 Retimer Controller with CXL Support
https://www.rambus.com/interface-ip/pci-express/pcie7-retimer-controller/PCIe 7.0 Retimer Controller with CXL Support Contact Us PCI Express® (PCIe®) 7.0 links operating at 128 GT/s using PAM4 signaling have a reach of up to 13 inches at nominal conditions on standard PCBs. Extending trace routing beyond this distance results in higher first bit error rates (FBER) and reduced link efficiency due to […]
PCIe 7.0 Controller
https://www.rambus.com/interface-ip/pci-express/pcie7-controller/PCIe 7.0 Controller Contact Us The Rambus PCI Express® (PCIe®) 7.0 Controller is a configurable and scalable design for ASIC implementations. Optimized for high-bandwidth efficiency at data rates up to 128 GT/s, the controller delivers maximum performance for Data Center, Edge, AI/ML and HPC applications. It is backward compatible to the PCIe 6.0 and 5.0, […]
The Ultimate Guide to Secure Silicon
https://event.on24.com/eventRegistration/EventLobbyServlet?target=reg20.jsp&eventid=4618425&sessionid=1&key=EAE8EAAE5DFA3BC459699E87FA4B7FA4&groupId=5524535&sourcepage=register#new_tab[Starting July 11th] Join us for a weekly webinar series focusing on cutting-edge design and implementation techniques for hardware security. This series is perfect for engineers and designers looking to strengthen their knowledge, stay current with the latest hardware security advancements and learn more about security IP solutions. Each week, we will explore a critical […]
Rambus Unveils PCIe 7.0 IP Portfolio for High-Performance Data Center and AI SoCs
https://www.rambus.com/blogs/rambus-unveils-pcie-7-0-ip-portfolio-for-high-performance-data-center-and-ai-socs/The relentless innovation in Artificial Intelligence (AI) and High-Performance computing (HPC) demands a cutting-edge hardware infrastructure capable of handling unprecedented data loads. To overcome these challenges and usher in a new era of performance, Rambus is proud to announce the launch of our PCI Express® (PCIe®) 7.0 IP portfolio, encompassing a comprehensive suite of IP […]
PCIe 7.0 Retimer Controller with CXL Support Product Brief
https://go.rambus.com/pcie7-retimer-controller-product-brief#new_tabThe Rambus PCIe 7.0 Retimer Controller provides a complete digital data path solution that delivers best-in-class latency, power and area, and accelerates the time-to-market for PCIe 7.0 retimer chips.
PCIe 7.0 Switch Product Brief
https://go.rambus.com/pcie7-switch-product-brief#new_tabThe Rambus PCI Express® (PCIe) 7.0 Switch is a customizable, multiport embedded switch for PCIe designed for ASIC and FPGA implementations. It enables the connection of one upstream port and multiple downstream ports as a fully configurable interface subsystem. It is backward compatible to PCIe 5.0.
PCIe 7.0 Controller with AXI Product Brief
https://go.rambus.com/pcie7-controller-axi-product-brief#new_tabThe Rambus PCI Express® (PCIe) 7.0 Controller with AXI is a configurable and scalable design for ASIC implementations. It is backward compatible to PCIe 6.2 and 5.0, and compatible with version 6.x of PHY Interface for PCI Express (PIPE) specification and the AMBA® AXI™ Protocol Specification.
PCIe 7.0 Controller Product Brief
https://go.rambus.com/pcie7-controller-product-brief#new_tabThe Rambus PCIe 7.0 Controller is configurable and scalable controller IP designed for ASIC implementations. It is backward compatible to the PCIe 6.0 and 5.0, as well as version 6.2.1 PHY Interface for PCI Express (PIPE) specification.
Ask the Experts: HBM3E Memory Interface IP
https://www.rambus.com/blogs/ask-the-experts-hbm3e-memory-interface-ip/This episode of “Ask the Experts” features a discussion on High Bandwidth Memory (HBM) with memory experts Frank Ferro and Nidish Kamath. The conversation focused on the role of HBM in today’s computing landscape, particularly for data center, AI, and High-Performance Computing (HPC) applications. The experts highlighted the advantages of HBM3E, including higher memory bandwidth, […]
